

APPLICATION FOR UNITED STATES LETTERS PATENT

INVENTORS: Sang Ho LEE

TITLE: SYSTEM AND METHOD FOR CONTROLLING DUPLEXING IN
AN ATM SWITCHING SYSTEM

ATTORNEYS: FLESHNER & KIM, LLP
& P. O. Box 221200
ADDRESS: Chantilly, VA 20153-1200

DOCKET NO.: HI-017

SYSTEM AND METHOD FOR CONTROLLING DUPLEXING IN AN ATM SWITCHING SYSTEM

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to an Asynchronous Transfer Mode (ATM) switching system, and more particularly to a system and method for controlling duplexing in an ATM system.

2. Background of the Related Art

10 In general, an ATM switching system uses an asynchronous transfer mode, in which user information is formed as a cell. The cell includes a five byte header sector including destination information for transmission the information, and a 48 byte payload sector including data information. The user information is transmitted through an output port using switching according to the information recorded in the header sector.

15 Figure 1 is a schematic block diagram of a related art ATM switching system. As shown in Figure 1, when an audio signal, a video signal, data, or the like, to be transmitted to a prescribed destination is inputted into an ATM multiplexer 1, the ATM multiplexer 1 forms a cell. The cell includes data information and destination information for the inputted signals. The ATM multiplexer transmits the cell to an ATM switch 2. Then, the ATM switch 2 switches an output port of a destination of transmission, based on the

received header information of the cell, and outputs an output of the cell through the output port.

The ATM switching system, which transmits information by means of a cell as described above, includes two boards having the same construction. These boards are respectively maintained in an active state and in a standby state. Inter-processor communication (IPC) for exchanging information between processors is maintained between the processors of the two boards, so as to maintain stability and reliability in the transmission/reception of data.

In such an ATM switching system, when a first board in an active state is separated or the system experiences trouble, the first board executes a switching of duplexing procedure. By doing this, the first board transfers active authority and data information, which has already been processed by the first board to a second board, which is in a standby state. It does this through an IPC communication. When the trouble of the first board has been settled, the first board is maintained in the standby state.

Figure 2 shows a schematic block diagram of a related art duplexing system, which can continuously operate an ATM switching system, even when a board is separated or the ATM switching system experiences trouble.

As shown in Figure 2, each of boards A and B includes a high speed serial input/output (SIO) board A2 and B2 for rapidly transmitting/receiving information between the boards. Accordingly, when switching from Board A (the present board) to

Board B (the opponent board) in order to transmit/receive state information between the boards having the duplexing construction and data processing information, data required in the SIO communication needs to be changed and restored (i.e. segmented and reassembled). This delays the receipt of information by the opponent board. It further results in a loss of the transmitted/received data in the course of processing it into data necessary in the SIO communication. Moreover, when the SIO board experiences trouble, the transmission/reception of information between the boards is not carried out, and normal switching of duplexing is thus not performed.

The above references are incorporated by reference herein where appropriate for appropriate teachings of additional or alternative details, features and/or technical background.

SUMMARY OF THE INVENTION

An object of the present invention is to substantially obviate the problems caused by disadvantages of the related art.

It is another object of the present invention to provide a system and method for controlling duplexing in an ATM system, in which state information can be transmitted/received between two boards having a duplexing construction through a pin-to-pin connection.

It is another object of the present invention to provide a system and method for controlling duplexing in an ATM system in which a board in an active state forms data information being processed by itself into an ATM cell and transfers the ATM cell together with an active authority to an opponent board through a common bus, so that
5 a duplexing control can be stably performed without adding a separate hardware.

To achieve at least these objects in whole or in parts, there is provided a method for controlling duplexing in an ATM system, the ATM system including a plurality of duplexing control boards connected to an input/output bus and input/output ports for transmitting/receiving state information, the method comprising the steps of: determining
10 at least a master board and at least a slave board from among the duplexing control boards; recognizing state information of an opponent board from information of the input/output ports connecting the master board and the slave board with each other, the duplexing control boards being respectively maintained in an active state and in a standby state; generating information for transferring an active authority, and forming data
15 information presently being processed into ATM cell information, when a switching of duplexing of a board in the active state is necessary according to the state information recognized in the recognizing step; and performing the switching of duplexing according to the information and the ATM cell information.

To further achieve at least these objectives in whole or in parts, there is provided
20 a system for controlling duplexing in an ATM system, the ATM system including a

plurality of duplexing control boards connected to an input/output bus and input/output ports for transmitting/receiving state information, comprising a first interface means matching with an input bus so as to interface a received ATM cell; second interface means matching with an output bus so as to interface a transmitted ATM cell; cell disassembling and assembling means for disassembling and assembling data unit contained in an application layer in the transmitted/received ATM cell by a unit of ATM cell; control means for controlling general operation in order to maintain the active state according to data processing information contained in a signal applied from the cell disassembling and assembling means, when the its own board is endowed with the active authority by the signal; and memory means for storing data transmitted/received for the switching of duplexing between the boards.

Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objects and advantages of the invention may be realized and attained as particularly pointed out in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described in detail with reference to the following drawings in which like reference numerals refer to like elements wherein:

Figure 1 is a schematic block diagram of a related art ATM switching system;

Figure 2 is a schematic block diagram of a related art duplexing control system of the ATM switching system of Figure 1;

Figure 3 is a schematic block diagram of a duplexing control system of an ATM switching system according to a preferred embodiment of the present invention; and

Figure 4 is a constructional view of an ATM cell used to achieve duplexing control by the duplexing control system of the ATM switching system according to a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Referring to Figure 3, a duplexing control system of an ATM switching system according to a preferred embodiment of the present invention includes first and second duplexing control boards A10 and B10, which are respectively coupled to an input bus A-bus and an output bus C-bus. For purposes of clarity, whenever a board is receiving information from or otherwise probing another board, that board is sometimes referred to the present board, and the other board is referred to as the opponent board. The first and second boards A10 and B10 each respectively include a plurality of input/output ports, including ACTOWN, CARDDIS, CARDNOR, PAIRACT, PAIRDIS, PAIRNOR, and MS. Each of these ports is respectively connected to opponent ports, so as to transmit/receive state information between the boards A10 and B10.

Further, the boards A10 and B10 respectively include first and second A-bus interfaces A11 and B11, C-bus interfaces A12 and B12, segmentation and reassembly (SAR) sections A13 and B13, control sections A14 and B14, and DRAMs A15 and B15.

Each A-bus interface A11 and B11 preferably couples to the input bus A-bus to perform an interface of a received ATM cell. Each C-bus interface A12 and B12 preferably couples to the output bus C-bus so as to perform an interface of a transmitted ATM cell.

Each SAR section A13 or B13 preferably performs the functions of disassembling and assembling data units contained in an application layer, or transmitted/received data information in the transmitted/received ATM cell by the unit of cell.

Each control section A14 and B14 preferably detects data information of the opponent board, detected through the disassembling and assembling of the cell by the SAR A13 or B13. Then, when the present board has the active authority, the control section performs a control for maintaining the active state, and stores all information, which has been processed in the opponent board, in DRAM A15 or B15.

Each DRAM A15 and B15 stores data, which is received according to control signals applied from the control section A14 or B14, in designated addresses, and outputs corresponding data according to access requests of the control section A14 or B14.

As stated above, the input/output ports of the first and second boards A10 and B10 include ACTOWN, CARDDIS, CARDNOR, PAIRACT, PAIRDIS, PAIRNOR, and

MS. These ports are used for transmitting/receiving state information between the boards. Each port will now be described.

The ACTOWN port is configured to inform the opponent board of the state of the present board, e.g. active state or standby state.

5 The PAIRACT port is coupled to the opponent ACTOWN port, and recognizes if the opponent board is in the active state or the standby state.

The PAIRDIS port is configured to output a signal to reset the opponent board.

The CARDDIS port is coupled to the opponent PAIRDIS port, and resets the present board when a reset signal is received from the PAIRDIS port.

10 The CARDNOR port is configured to transmit state information of the present board, e.g. whether it is in a normal state or an abnormal state, to the opponent board.

The PAIRNOR port is coupled to the opponent CARDNOR port, and recognizes the state information of the opponent board according to the signal received from the CARDNOR port.

15 The MS port provides information as to whether the present board is a master board or a slave board.

Figure 4 is a constructional view of an ATM cell transmitted/received through the input bus A-bus and the output bus C-bus. As shown in Figure 4, the ATM cell preferably includes a header of five bytes, which indicates a destination of transmitted data. The ATM cell further includes a payload of 48 bytes containing data information.

20

The first connected side is indicated by the initial three bytes of the payload. Of these three bytes, two bits indicate node information, four bits indicate slot information, three bits indicate port information, and eight bits indicate information of a virtual channel (VC) and a virtual path (VP) for enabling switching between the boards by providing the state information. In the preferred embodiment, 16 boards may be employed in a bus. Also, a maximum of eight ports may be employed in a board, and 16 slots may form one node. A maximum of four nodes may be used.

The second three bytes in the payload indicate the other connected side, and have the same construction as that of the initial three bytes. The remaining bytes of the payload include information, such as a cell type or a bandwidth of the connection with the virtual path (VP) and virtual channel (VC), for example.

A duplexing control process by a duplexing control system of an ATM switching system according to a preferred embodiment of the present invention will now be described. First, a determination is made as to which of two boards, for example Board A and Board B, is a master board, and which is a slave board. This is preferably done by recognizing (i.e. analyzing) a MS signal of each board. Thus, where the board is mounted to a fixed pin of a BACKBOARD of the system, an MS of "1" (high) indicates a master board, and an MS of "0" (low) indicates a slave board. In this example, Board A is the master board and is initially in an active state and Board B is the slave board and is initially in a standby state.

If the active state of the master board is changed, that is, the master board cannot perform a normal operation, the CARDNOR signal of the master board is changed from "1" to "0". Meanwhile, the slave board periodically checks the PAIRACT signal and the PAIRNOR signal of the master board. When even one of the PAIRACT signal and the PAIRNOR signal becomes "0", the slave board converts the state of the PAIRDIS of the slave board from "0" to "1", so as to reset the master board, and switches the standby state of the ACTOWN and the CARDNOR to "1", so as to switch the state of the slave board into the active state.

Thereafter, the slave, which is now in the active state, switches the PAIRDIS signal to "0", so as to release the reset of the master board. The master board then determines the state of the ACTOWN and the CARDNOR of the slave board (presently in the active state), and switches to the standby state when the state of the ACTOWN and the CARDNOR of the slave board is "1".

Switching of peripheral devices of the boards for the duplexing is thus carried out according to information of the VP and the VC, which is data of the payload in the ATM cell.

By way of example, assume that a condition is set, where VP:0 (LOW) and VC:255 are used when the master board forwards the cell and VP:1 (HIGH) and VC:255 are used when the slave board forwards the cell. When the master board is in the active state, the information is changed into the ATM cell in the master board (VP:0 and VC:255), and is

then sent to the opponent slave board by the control section. When the ATM cell arrives at the slave board, the slave board confirms details of the cell, and includes corresponding information in the control information for the switching.

Next, when the slave board is in the active state, the information is changed into the ATM cell in the slave board (VP:1 and VC:255), and is then sent to the opponent master board by the control section. When the ATM cell arrives at the master board, the master board confirms details of the cell, and includes corresponding information in the control information for the switching.

When a corresponding cell is generated in the above process, it is recognized that there is a change in the connection. When the VP and the VC among the cell data are respectively 0 and 0, it is recognized that there is no change in the connection, but that there is a change in other information generated during the operation, such as update information or an *software* S/W change, so that switching between boards is not performed.

When initialization of the system is performed, for example, by initially applying electric power to the boards, or applying a reset signal from the PAIRDIS port of the opponent board to the CARDDIS port of its own board, information of the MS port of the opponent board (backboard information of the system) is analyzed through the MS port of the present board. This is done to determine if the present board is the master board or the slave board. When it is the master board, the state of the opponent board is

confirmed by analyzing information of the opponent board received through the input ports including the CARDDIS port, the PAIRACT port, and the PAIRNOR port.

In the preferred embodiment, when it is determined that the opponent board is not being maintained in the active state, the present board is determined to be in the active state. Thus, its own state (the active state) is reported to the opponent board through the ACTOWN port. Further, when the present board is determined to be in the active state as described above, and when the state of the opponent board, which is detected through the input ports of the present board (including the CARDDIS port, the PAIRACT port, and the PAIRNOR port), is a normal state, although it is not the active state, the control section A14 or B14 ascertains that the present board is processing data in an active state into cell information having the construction as shown in Figure 4. This done through the SAR A13 or B13. The cell information is then transferred to the opponent board.

Further, when the board is mounted to slots for the first time and the mounted board is maintained in the slave state, the state of the opponent board is confirmed in the process as described above after waiting one-second. As a result of the confirmation, when it is determined that the opponent board is maintained in the active state, the present board is continuously maintained in the slave state. On the contrary, when it is determined that the opponent board is not in the active state, the present board is operated in the active state. This is done to inform the opponent board of the state information of the present board through the process as described above.

Moreover, when two boards for duplexing are simultaneously mounted to the slots, a board, which is not maintained in the active state, demands from the other (i.e. opponent) board, which is maintained in the active state, the state information of the opponent board through the ATM cell information having the construction as shown in Figure 4. The opponent board maintained in the active state forms the present connection state of the opponent board into an ATM cell information as shown in Figure 4 through the SAR A13 or B13, and transfers the ATM cell information to the requesting board.

Further, when the board, which is not in the active state, is mounted for the first time, it forms all present data into an ATM cell. That is, information in relation to the virtual channel and the virtual path of the connection is formed into an ATM cell as shown in Figure 4. The board then transfers the ATM cell to the opponent board.

When an initialization of the board has been carried out for the various states described above, the ATM cell is transmitted/received through the input bus A-bus and the output bus C-bus. In this example, since the output bus C-bus is maintained in the active state, the ATM cell received in each board through the C-bus interface A12 or B12 is transmitted to the control section A14 or B14 through the SAR A13 or B13. Additionally, the control section of the board maintained in the active state processes the received data, while the control section of the board not maintained in the active state abandons the received data.

When a first board is maintained in an active state and a second board is maintained in a standby state as described above, and the board in the active state comes into an abnormal state, the second board in the standby state performs the duplexing operation. That is, the second board in the standby state sends a reset signal to the first board in the active state through the PAIRDIS port of the second board, so as to reset the first board (the board in the active state). The second board operates in the active state and reports a signal for its state to the opponent board.

As described above, the duplexing control system of an ATM switching system according to the present invention has many advantages. For example, the duplexing system detects state information between boards through pin-to-pin transmission/reception, and performs a switching of duplexing. When this occurs, the boards, which are respectively in an active state and in a standby state, respectively recognize their changed states through ports. They then form data information to be processed into an ATM cell and transfer the ATM cell through a cell bus to the board endowed with an active authority. Therefore, the duplexing control system of an ATM switching system according to the preferred embodiment of the present invention can carry out a stable switching of duplexing. Moreover, it has a simple circuit construction since a separate board does not have to be installed in the system.

The foregoing embodiments and advantages are merely exemplary and are not to be construed as limiting the present invention. The present teaching can be readily

[illegible]